CLAIMS

What is claimed is:

1	1.	An integrated circuit (IC) comprising:	
2		a plurality of devices connected together and forming circuits;	
3		a switchable current source selectively providing a known current to a PN	
4	junction in at least one of said plurality of devices; and		
5		a voltage measurement circuit measuring voltage across said PN junction,	
6	measured said voltage corresponding to PN junction temperature.		
1	2.	An IC as in claim 1, wherein said switchable current source comprises:	
2		a constant current source; and	
3		a clamping device, selectively shunting current from said constant current source	
1	3.	An IC as in claim 1, wherein said voltage measurement circuit comprises an	
2	anal	analog to digital converter.	
1	4.	An IC as in claim 1, wherein said voltage measurement circuit comprises a	
2	comparator.		
1	5.	An IC as in claim 4, wherein a reference voltage is provided to said comparator	
2	for c	for comparison against said voltage across said PN junction.	
1	6.	An IC as in claim 1, wherein said plurality of devices includes a plurality of field	
2	effec	effect transistors (FETs) and said PN junction is a FET body to source/drain junction.	

- 1 7. An IC as in claim 6, wherein said IC is on a silicon on insulator chip and said
- 2 plurality of FETs comprises a plurality of P-type FETs (PFETs) and a plurality of N-type
- 3 FETs (NFETs) connected together in CMOS circuits.
- 1 8. An IC as in claim 7, wherein said switchable current source comprises:
- a constant current source; and
- a clamping FET, selectively shunting current from said constant current source.
- 1 9. An IC as in claim 8, wherein said voltage measurement circuit comprises an
- 2 analog to digital converter.
- 1 10. An IC as in claim 8, wherein said voltage measurement circuit comprises a
- 2 comparator.
- 1 11. An IC as in claim 10, wherein a reference voltage is provided to said comparator
- 2 for comparison against said voltage across said PN junction.
- 1 12. A device temperature measurement circuit comprising:
- 2 a PN junction in a device;
- a constant current source selectively providing current to said PN junction; and
- 4 a clamping device, selectively shunting current from said constant current source,
- 5 a voltage developing across said clamping device and said constant current source, said
- 6 voltage indicating junction temperature of said PN junction.
- 1 13. A device temperature measurement circuit as in claim 12, wherein said clamping
- device is a field effect transistor (FET) and said PN junction is a FET body to
- 3 source/drain junction.

- 1 14. A device temperature measurement circuit as in claim 13, wherein said FET body
- 2 is P-type silicon body layer in a NFET and said NFET is in a CMOS inverter.
- 1 15. A device temperature measurement circuit as in claim 14, wherein said CMOS
- 2 inverter is an inverter in a ring oscillator.
- 1 16. A device temperature measurement circuit as in claim 15, wherein said ring
- 2 oscillator comprises a NAND gate connected in series with a plurality of inverters, said
- 3 inverter being one of said plurality of inverters, an output of said NAND gate being in
- 4 phase with an output of said inverter.
- 1 17. A device temperature measurement circuit as in claim 16, wherein said clamping
- 2 FET is a NFET and an input of said NAND gate is connected to the gate of said clamping
- NFET, whereby a gating signal to said input selectively turns said clamping NFET off
- 4 and blocks oscillation of said ring oscillator.
- 1 18. A device temperature measurement circuit as in claim 17, wherein said voltage is
- 2 provided to a comparator, said comparator comparing said voltage against a reference
- 3 voltage.
- 1 19. A device temperature measurement circuit as in claim 17, wherein said device
- temperature measurement circuit is on a silicon on insulator (SOI) chip.
- 1 20. A method of modeling a field effect transistor (FET) in a circuit on an integrated
- 2 circuit (IC) chip, said FET being modeled for varying temperature, said method
- 3 comprising the steps of:
- 4 a) determining a voltage to temperature relationship for a PN junction at a
- known current, said PN junction being a body to source/drain junction of a FET;
- 6 b) operating said FET normally; and

- 7 c) measuring voltage across said PN junction, measured said voltage 8 indicating the instantaneous temperature of said PN junction, a device temperature model 9 being derived from indicated said instantaneous temperature.
- 1 21. A method of modeling said FET as in claim 20, wherein the step (a) of 2 determining said voltage to temperature relationship for the PN junction comprises the 3 steps of:
- i) ramping temperature on said PN junction;
- 5 ii) providing said known current to said PN junction from an on-chip current 6 source; and
- 7 iii) measuring voltage across said PN junction until a maximum selected 8 temperature is reached.
- 1 22. A method of modeling said FET as in claim 21, wherein said voltage is 2 periodically measured in step (iii).
- 1 23. A method of modeling said FET as in claim 20, wherein the step (b) of operating 2 the FET normally comprises reducing current provided from an on-chip current source to 3 said PN junction.
- 1 24. A method of modeling said FET as in claim 23, wherein said on-chip current 2 source is a constant current source and reducing current comprises shunting said constant 3 current source, whereby voltage across said PN junction is below a turn on point for said 4 PN junction.
- 1 25. A method of modeling said FET as in claim 20, wherein the measuring step (c) comprises halting operation of said FET.

- 1 26. A method of modeling said FET as in claim 25, wherein said FET is included in
- 2 an inverter in a ring oscillator including said inverter and, halting operation of said FET
- 3 comprises stopping oscillation of said ring oscillator.
- 1 27. A method of modeling said FET as in claim 26, wherein stopping said ring
- 2 oscillator further comprises turning off a shunt shunting current from an on chip current
- 3 source, said current flowing through said PN junction.
- 1 28. A method of modeling said FET as in claim 27, wherein the measuring step (c)
- 2 further comprises periodically measuring said voltage across said PN junction.
- 1 29. A method of operating an integrated circuit (IC) comprising the steps of:
- 2 a) operating a circuit normally,
- 3 b) stopping operation of said circuit;
- 4 c) checking temperature of at least one PN junction of a device in said
- 5 circuit; and
- 6 d) selectively resuming normal circuit operation.
- 1 30. A method of operating an integrated circuit (IC) as in claim 29, wherein whenever
- 2 in step (c) said temperature is above a threshold temperature, step (d) further comprises
- 3 initiating an alarm indicating an over temperature.
- 1 31. A method of operating an integrated circuit (IC) as in claim 29, further
- 2 comprising
- e) returning to step (b) at the end of a selected operating period.